Model { Name "enablesub" Version 6.2 MdlSubVersion 0 GraphicalInterface { NumRootInports 0 NumRootOutports 0 ParameterArgumentNames "" ComputedModelVersion "1.31" NumModelReferences 0 NumTestPointedSignals 0 } Description "Enabled Subsystem Demonstration\n\nThis demonstrati" "on shows what happens when a sign wave is fed into an \nenabled subsystem. A" "fter running the simulation, the scope shows three\nplots. \n\nThe first of " "these plots shows the original sine wave and the absolute \nvalue of the orig" "inal sine wave offset by two. The absolute value of the sine\nwave is only s" "hown when the subsystem is enabled. This occurs between\n0 and 2.5 seconds a" "nd 5 and 7.5 seconds. When the subsystem is not\nenabled then the output of " "the subsystem is reset to 0. The value of 0 is\ndetermined by the initial co" "ndition of the outport. You can see when \nthe subsysytem is enabled by looki" "ng at the second plot. A value of 1 \nindicates that it is enabled.\n\nThe s" "econd plot shows the original value of the enable signal. If the signal\nis " "towards the top of the plot then the subsystem related to the first plot\nis " "enabled. If the signal is towards the bottom of the plot then the\nsubsystem" " related to the third plot is enabled. The difference on when the\nsubsystem" "s are enabled is caused by the logical NOT block.\n\nThe third plot shows the" " original sine wave and the saturation limited sine \nwave offset by two. Th" "e saturated value of the sine wave is only shown when \nthe subsystem is enab" "led. This occurs between 2.5 and 5 seconds and 7.5\nand 10 seconds.\n\n" SavedCharacterEncoding "US-ASCII" SaveDefaultBlockParams on SampleTimeColors off LibraryLinkDisplay "none" WideLines off ShowLineDimensions off ShowPortDataTypes off ShowLoopsOnError on IgnoreBidirectionalLines off ShowStorageClass off ShowTestPointIcons on ShowViewerIcons on SortedOrder off ExecutionContextIcon off ShowLinearizationAnnotations on RecordCoverage off CovPath "/" CovSaveName "covdata" CovMetricSettings "d" CovNameIncrementing off CovHtmlReporting on covSaveCumulativeToWorkspaceVar on CovSaveSingleToWorkspaceVar on CovCumulativeVarName "covCumulativeData" CovCumulativeReport off CovReportOnPause on ScopeRefreshTime 0.035000 OverrideScopeRefreshTime on DisableAllScopes off DataTypeOverride "UseLocalSettings" MinMaxOverflowLogging "UseLocalSettings" MinMaxOverflowArchiveMode "Overwrite" BlockNameDataTip off BlockParametersDataTip on BlockDescriptionStringDataTip off ToolBar on StatusBar on BrowserShowLibraryLinks off BrowserLookUnderMasks off Created "Mon Jul 27 10:28:00 1998" Creator "The MathWorks Inc." UpdateHistory "UpdateHistoryNever" ModifiedByFormat "%" LastModifiedBy "batserve" ModifiedDateFormat "%" LastModifiedDate "Sat Jan 22 19:08:46 2005" ModelVersionFormat "1.%" ConfigurationManager "none" LinearizationMsg "none" Profile off ParamWorkspaceSource "MATLABWorkspace" AccelSystemTargetFile "accel.tlc" AccelTemplateMakefile "accel_default_tmf" AccelMakeCommand "make_rtw" TryForcingSFcnDF off ExtModeBatchMode off ExtModeEnableFloating on ExtModeTrigType "manual" ExtModeTrigMode "oneshot" ExtModeTrigPort "1" ExtModeTrigElement "any" ExtModeTrigDuration 1000 ExtModeTrigDurationFloating "auto" ExtModeTrigHoldOff 0 ExtModeTrigDelay 0 ExtModeTrigDirection "rising" ExtModeTrigLevel 0 ExtModeArchiveMode "off" ExtModeAutoIncOneShot off ExtModeIncDirWhenArm off ExtModeAddSuffixToVar off ExtModeWriteAllDataToWs off ExtModeArmWhenConnect off ExtModeSkipDownloadWhenConnect off ExtModeLogAll on ExtModeAutoUpdateStatusClock off BufferReuse on StrictBusMsg "None" ProdHWDeviceType "32-bit Generic" ShowModelReferenceBlockVersion off ShowModelReferenceBlockIO off Array { Type "Handle" Dimension 1 Simulink.ConfigSet { $ObjectID 1 Version "1.1.0" Array { Type "Handle" Dimension 7 Simulink.SolverCC { $ObjectID 2 Version "1.1.0" StartTime "0.0" StopTime "10.0" AbsTol "auto" FixedStep "auto" InitialStep "auto" MaxNumMinSteps "-1" MaxOrder 5 ExtrapolationOrder 4 NumberNewtonIterations 1 MaxStep "auto" MinStep "auto" RelTol "1e-3" SolverMode "Auto" Solver "VariableStepDiscrete" SolverName "VariableStepDiscrete" ZeroCrossControl "UseLocalSettings" AlgebraicLoopSolver "TrustRegion" SolverResetMethod "Fast" PositivePriorityOrder off AutoInsertRateTranBlk off SampleTimeConstraint "Unconstrained" RateTranMode "Deterministic" } Simulink.DataIOCC { $ObjectID 3 Version "1.1.0" Decimation "1" ExternalInput "[t, u]" FinalStateName "xFinal" InitialState "xInitial" LimitDataPoints off MaxDataPoints "1000" LoadExternalInput off LoadInitialState off SaveFinalState off SaveFormat "Array" SaveOutput off SaveState off SignalLogging on SaveTime off StateSaveName "xout" TimeSaveName "tout" OutputSaveName "yout" SignalLoggingName "logsout" OutputOption "RefineOutputTimes" OutputTimes "[]" Refine "1" } Simulink.OptimizationCC { $ObjectID 4 Array { Type "Cell" Dimension 5 Cell "ZeroExternalMemoryAtStartup" Cell "ZeroInternalMemoryAtStartup" Cell "InitFltsAndDblsToZero" Cell "OptimizeModelRefInitCode" Cell "NoFixptDivByZeroProtection" PropName "DisabledProps" } Version "1.1.0" BlockReduction on BooleanDataType on ConditionallyExecuteInputs on InlineParams off InlineInvariantSignals on OptimizeBlockIOStorage on BufferReuse on EnforceIntegerDowncast on ExpressionFolding on FoldNonRolledExpr on LocalBlockOutputs on ParameterPooling on RollThreshold 5 SystemCodeInlineAuto off StateBitsets off DataBitsets off UseTempVars off ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero on NoFixptDivByZeroProtection off EfficientFloat2IntCast off OptimizeModelRefInitCode off LifeSpan "inf" BufferReusableBoundary off } Simulink.DebuggingCC { $ObjectID 5 Version "1.1.0" RTPrefix "error" ConsistencyChecking "none" ArrayBoundsChecking "none" SignalInfNanChecking "none" AlgebraicLoopMsg "warning" ArtificialAlgebraicLoopMsg "warning" CheckSSInitialOutputMsg on CheckExecutionContextPreStartOutputMsg off CheckExecutionContextRuntimeOutputMsg off SignalResolutionControl "TryResolveAllWithWarning" BlockPriorityViolationMsg "warning" MinStepSizeMsg "warning" SolverPrmCheckMsg "none" InheritedTsInSrcMsg "warning" DiscreteInheritContinuousMsg "warning" MultiTaskDSMMsg "warning" MultiTaskRateTransMsg "error" SingleTaskRateTransMsg "none" TasksWithSamePriorityMsg "warning" CheckMatrixSingularityMsg "none" IntegerOverflowMsg "none" Int32ToFloatConvMsg "warning" ParameterDowncastMsg "error" ParameterOverflowMsg "error" ParameterPrecisionLossMsg "warning" UnderSpecifiedDataTypeMsg "none" UnnecessaryDatatypeConvMsg "none" VectorMatrixConversionMsg "none" InvalidFcnCallConnMsg "error" FcnCallInpInsideContextMsg "Use local settings" SignalLabelMismatchMsg "none" UnconnectedInputMsg "warning" UnconnectedOutputMsg "warning" UnconnectedLineMsg "warning" SFcnCompatibilityMsg "none" UniqueDataStoreMsg "none" BusObjectLabelMismatch "none" RootOutportRequireBusObject "warning" AssertControl "UseLocalSettings" EnableOverflowDetection off ModelReferenceIOMsg "none" ModelReferenceVersionMismatchMessage "none" ModelReferenceIOMismatchMessage "none" ModelReferenceCSMismatchMessage "none" ModelReferenceSimTargetVerbose off UnknownTsInhSupMsg "warning" ModelReferenceDataLoggingMessage "warning" ModelReferenceSymbolNameMessage "warning" ModelReferenceExtraNoncontSigs "error" } Simulink.HardwareCC { $ObjectID 6 Version "1.1.0" ProdBitPerChar 8 ProdBitPerShort 16 ProdBitPerInt 32 ProdBitPerLong 32 ProdIntDivRoundTo "Undefined" ProdEndianess "Unspecified" ProdWordSize 32 ProdShiftRightIntArith on ProdHWDeviceType "32-bit Generic" TargetBitPerChar 8 TargetBitPerShort 16 TargetBitPerInt 32 TargetBitPerLong 32 TargetShiftRightIntArith on TargetIntDivRoundTo "Undefined" TargetEndianess "Unspecified" TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType "Specified" TargetUnknown on ProdEqTarget on } Simulink.ModelReferenceCC { $ObjectID 7 Version "1.1.0" UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange" CheckModelReferenceTargetMessage "error" ModelReferenceNumInstancesAllowed "Multi" ModelReferencePassRootInputsByReference on ModelReferenceMinAlgLoopOccurrences off } Simulink.RTWCC { $BackupClass "Simulink.RTWCC" $ObjectID 8 Array { Type "Cell" Dimension 1 Cell "IncludeHyperlinkInReport" PropName "DisabledProps" } Version "1.1.0" SystemTargetFile "grt.tlc" GenCodeOnly off MakeCommand "make_rtw" TemplateMakefile "grt_default_tmf" Description "Generic Real-Time Target" GenerateReport off SaveLog off RTWVerbose on RetainRTWFile off ProfileTLC off TLCDebug off TLCCoverage off TLCAssert off ProcessScriptMode "Default" ConfigurationMode "Optimized" ConfigAtBuild off IncludeHyperlinkInReport off LaunchReport off TargetLang "C" Array { Type "Handle" Dimension 2 Simulink.CodeAppCC { $ObjectID 9 Array { Type "Cell" Dimension 9 Cell "IgnoreCustomStorageClasses" Cell "InsertBlockDesc" Cell "SFDataObjDesc" Cell "SimulinkDataObjDesc" Cell "DefineNamingRule" Cell "SignalNamingRule" Cell "ParamNamingRule" Cell "InlinedPrmAccess" Cell "CustomSymbolStr" PropName "DisabledProps" } Version "1.1.0" ForceParamTrailComments off GenerateComments on IgnoreCustomStorageClasses on IncHierarchyInIds off MaxIdLength 31 PreserveName off PreserveNameWithParent off ShowEliminatedStatement off IncAutoGenComments off SimulinkDataObjDesc off SFDataObjDesc off IncDataTypeInIds off PrefixModelToSubsysFcnNames on CustomSymbolStr "$R$N$M" MangleLength 1 DefineNamingRule "None" ParamNamingRule "None" SignalNamingRule "None" InsertBlockDesc off SimulinkBlockComments on EnableCustomComments off InlinedPrmAccess "Literals" ReqsInCode off } Simulink.GRTTargetCC { $BackupClass "Simulink.TargetCC" $ObjectID 10 Array { Type "Cell" Dimension 12 Cell "IncludeMdlTerminateFcn" Cell "CombineOutputUpdateFcns" Cell "SuppressErrorStatus" Cell "ERTCustomFileBanners" Cell "GenerateSampleERTMain" Cell "MultiInstanceERTCode" Cell "PurelyIntegerCode" Cell "SupportNonFinite" Cell "SupportComplex" Cell "SupportAbsoluteTime" Cell "SupportContinuousTime" Cell "SupportNonInlinedSFcns" PropName "DisabledProps" } Version "1.1.0" TargetFcnLib "ansi_tfl_tmw.mat" TargetLibSuffix "" TargetPreCompLibLocation "" GenFloatMathFcnCalls "ANSI_C" UtilityFuncGeneration "Auto" GenerateFullHeader on GenerateSampleERTMain off IsPILTarget off ModelReferenceCompliant on IncludeMdlTerminateFcn on CombineOutputUpdateFcns off SuppressErrorStatus off IncludeFileDelimiter "Auto" ERTCustomFileBanners off SupportAbsoluteTime on LogVarNameModifier "rt_" MatFileLogging on MultiInstanceERTCode off SupportNonFinite on SupportComplex on PurelyIntegerCode off SupportContinuousTime on SupportNonInlinedSFcns on ExtMode off ExtModeStaticAlloc off ExtModeTesting off ExtModeStaticAllocSize 1000000 ExtModeTransport 0 ExtModeMexFile "ext_comm" RTWCAPISignals off RTWCAPIParams off RTWCAPIStates off GenerateASAP2 off } PropName "Components" } } PropName "Components" } Name "Configuration" SimulationMode "normal" CurrentDlgPage "Solver" } PropName "ConfigurationSets" } Simulink.ConfigSet { $PropName "ActiveConfigurationSet" $ObjectID 1 } BlockDefaults { Orientation "right" ForegroundColor "black" BackgroundColor "white" DropShadow off NamePlacement "normal" FontName "Arial" FontSize 12 FontWeight "normal" FontAngle "normal" ShowName on } BlockParameterDefaults { Block { BlockType Abs SaturateOnIntegerOverflow on ZeroCross on SampleTime "-1" } Block { BlockType Constant Value "1" VectorParams1D on OutDataTypeMode "Inherit from 'Constant value'" OutDataType "sfix(16)" ConRadixGroup "Use specified scaling" OutScaling "2^0" SampleTime "inf" } Block { BlockType DataTypeConversion OutDataTypeMode "Inherit via back propagation" OutDataType "sfix(16)" OutScaling "2^0" LockScale off ConvertRealWorld "Real World Value (RWV)" RndMeth "Zero" SaturateOnIntegerOverflow on SampleTime "-1" } Block { BlockType DiscretePulseGenerator PulseType "Sample based" TimeSource "Use simulation time" Amplitude "1" Period "2" PulseWidth "1" PhaseDelay "0" SampleTime "1" VectorParams1D on } Block { BlockType EnablePort StatesWhenEnabling "held" ShowOutputPort off ZeroCross on } Block { BlockType Inport UseBusObject off BusObject "BusObject" BusOutputAsStruct off PortDimensions "-1" SampleTime "-1" DataType "auto" OutDataType "sfix(16)" OutScaling "2^0" SignalType "auto" SamplingMode "auto" Interpolate on } Block { BlockType Logic Operator "AND" Inputs "2" AllPortsSameDT on OutDataTypeMode "Logical (see Configuration Parameters: Optimiza" "tion)" LogicDataType "uint(8)" SampleTime "-1" } Block { BlockType Mux Inputs "4" DisplayOption "none" UseBusObject off BusObject "BusObject" NonVirtualBus off } Block { BlockType Outport Port "1" UseBusObject off BusObject "BusObject" BusOutputAsStruct off PortDimensions "-1" SampleTime "-1" DataType "auto" OutDataType "sfix(16)" OutScaling "2^0" SignalType "auto" SamplingMode "auto" OutputWhenDisabled "held" InitialOutput "[]" } Block { BlockType Reference } Block { BlockType Saturate UpperLimit "0.5" LowerLimit "-0.5" LinearizeAsGain on ZeroCross on SampleTime "-1" } Block { BlockType Scope Floating off ModelBased off TickLabels "OneTimeTick" ZoomMode "on" Grid "on" TimeRange "auto" YMin "-5" YMax "5" SaveToWorkspace off SaveName "ScopeData" LimitDataPoints on MaxDataPoints "5000" Decimation "1" SampleInput off SampleTime "0" } Block { BlockType Sin SineType "Time based" TimeSource "Use simulation time" Amplitude "1" Bias "0" Frequency "1" Phase "0" Samples "10" Offset "0" SampleTime "-1" VectorParams1D on } Block { BlockType SubSystem ShowPortLabels on Permissions "ReadWrite" PermitHierarchicalResolution "All" SystemSampleTime "-1" RTWFcnNameOpts "Auto" RTWFileNameOpts "Auto" SimViewingDevice off DataTypeOverride "UseLocalSettings" MinMaxOverflowLogging "UseLocalSettings" } Block { BlockType Sum IconShape "rectangular" Inputs "++" InputSameDT on OutDataTypeMode "Same as first input" OutDataType "sfix(16)" OutScaling "2^0" LockScale off RndMeth "Floor" SaturateOnIntegerOverflow on SampleTime "-1" } } AnnotationDefaults { HorizontalAlignment "center" VerticalAlignment "middle" ForegroundColor "black" BackgroundColor "white" DropShadow off FontName "Arial" FontSize 12 FontWeight "normal" FontAngle "normal" } LineDefaults { FontName "Arial" FontSize 12 FontWeight "normal" FontAngle "normal" } System { Name "enablesub" Location [38, 110, 660, 489] Open on ModelBrowserVisibility off ModelBrowserWidth 200 ScreenColor "white" PaperOrientation "landscape" PaperPositionMode "auto" PaperType "usletter" PaperUnits "inches" ZoomFactor "100" ReportName "simulink-default.rpt" Block { BlockType SubSystem Name "Abs\nOutput Reset" Ports [1, 1, 1] Position [265, 121, 345, 159] NamePlacement "alternate" FontName "Helvetica" FontSize 10 TreatAsAtomicUnit on MinAlgLoopOccurrences off RTWSystemCode "Auto" System { Name "Abs\nOutput Reset" Location [154, 493, 427, 618] Open off ModelBrowserVisibility off ModelBrowserWidth 200 ScreenColor "white" PaperOrientation "landscape" PaperPositionMode "auto" PaperType "usletter" PaperUnits "inches" ZoomFactor "100" Block { BlockType Inport Name "In" Position [25, 78, 55, 92] FontName "Helvetica" FontSize 10 Port "1" IconDisplay "Port number" LatchInput off } Block { BlockType EnablePort Name "Enable" Ports [] Position [25, 15, 45, 35] FontName "Helvetica" FontSize 10 StatesWhenEnabling "reset" } Block { BlockType Abs Name "Abs" Position [100, 70, 130, 100] FontName "Helvetica" FontSize 10 } Block { BlockType Outport Name "Out" Position [175, 78, 205, 92] FontName "Helvetica" FontSize 10 IconDisplay "Port number" BusOutputAsStruct off OutputWhenDisabled "reset" InitialOutput "0" } Line { SrcBlock "In" SrcPort 1 DstBlock "Abs" DstPort 1 } Line { SrcBlock "Abs" SrcPort 1 DstBlock "Out" DstPort 1 } } } Block { BlockType Constant Name "Constant" Position [445, 35, 485, 55] Orientation "down" ShowName off FontName "Helvetica" FontSize 10 Value "[0 2]" } Block { BlockType Constant Name "Constant1" Position [445, 310, 485, 330] Orientation "up" ShowName off FontName "Helvetica" FontSize 10 Value "[2 0]" } Block { BlockType DataTypeConversion Name "Data Type Conversion" Position [200, 176, 255, 204] ShowName off OutDataTypeMode "boolean" } Block { BlockType DataTypeConversion Name "Data Type Conversion1" Position [395, 176, 450, 204] ShowName off OutDataTypeMode "double" } Block { BlockType Logic Name "Logical\nOperator" Ports [1, 1] Position [287, 210, 323, 225] Orientation "down" ShowName off FontName "Helvetica" FontSize 10 Operator "NOT" Inputs "1" } Block { BlockType SubSystem Name "More Info2" Ports [] Position [15, 15, 39, 38] DropShadow on ShowName off TreatAsAtomicUnit off MinAlgLoopOccurrences off RTWSystemCode "Auto" MaskDisplay "disp('?')" MaskIconFrame on MaskIconOpaque on MaskIconRotate "none" MaskIconUnits "autoscale" System { Name "More Info2" Location [58, -10, 704, 414] Open off ModelBrowserVisibility off ModelBrowserWidth 200 ScreenColor "white" PaperOrientation "landscape" PaperPositionMode "auto" PaperType "usletter" PaperUnits "inches" ZoomFactor "100" Block { BlockType Reference Name "Model Info" Ports [] Position [15, 19, 610, 408] ShowName off SourceBlock "simulink/Model-Wide\nUtilities/Model Info" SourceType "CMBlock" ShowPortLabels "on" InitialBlockCM "none" BlockCM "None" Frame "on" DisplayStringWithTags "Model Description:\n-------------------\n\n" "%" MaskDisplayString "Model Description:\\n-------------------\\n" "\\nEnabled Subsystem Demonstration\\n\\nThis demonstration shows what happens" " when a sign wave is fed into an \\nenabled subsystem. After running the sim" "ulation, the scope shows three\\nplots. \\n\\nThe first of these plots shows" " the original sine wave and the absolute \\nvalue of the original sine wave o" "ffset by two. The absolute value of the sine\\nwave is only shown when the s" "ubsystem is enabled. This occurs between\\n0 and 2.5 seconds and 5 and 7.5 s" "econds. When the subsystem is not\\nenabled then the output of the subsystem" " is reset to 0. The value of 0 is\\ndetermined by the initial condition of t" "he outport. You can see when \\nthe subsysytem is enabled by looking at the s" "econd plot. A value of 1 \\nindicates that it is enabled.\\n\\nThe second pl" "ot shows the original value of the enable signal. If the signal\\nis towards" " the top of the plot then the subsystem related to the first plot\\nis enable" "d. If the signal is towards the bottom of the plot then the\\nsubsystem rela" "ted to the third plot is enabled. The difference on when the\\nsubsystems ar" "e enabled is caused by the logical NOT block.\\n\\nThe third plot shows the o" "riginal sine wave and the saturation limited sine \\nwave offset by two. The" " saturated value of the sine wave is only shown when \\nthe subsystem is enab" "led. This occurs between 2.5 and 5 seconds and 7.5\\nand 10 seconds.\\n\\n" HorizontalTextAlignment "Left" LeftAlignmentValue "0.02" SourceBlockDiagram "enablesub" TagMaxNumber "20" } } } Block { BlockType Mux Name "Mux" Ports [2, 1] Position [430, 71, 435, 109] ShowName off FontName "Helvetica" FontSize 10 Inputs "2" DisplayOption "bar" } Block { BlockType Mux Name "Mux1" Ports [2, 1] Position [430, 251, 435, 289] ShowName off FontName "Helvetica" FontSize 10 Inputs "2" DisplayOption "bar" } Block { BlockType DiscretePulseGenerator Name "Pulse\nGenerator" Ports [0, 1] Position [90, 178, 125, 202] ShowName off AttributesFormatString "Period: %\\nDuty cycle: %%" FontName "Helvetica" FontSize 10 PulseType "Time based" Period "5" PulseWidth "50" Port { PortNumber 1 Name "Enable Signal" RTWStorageClass "Auto" DataLoggingNameMode "SignalName" DataLoggingName "%" ShowSigGenPortName on } } Block { BlockType SubSystem Name "Saturation between -0.75 and 0.75\nOutput held" Ports [1, 1, 1] Position [265, 239, 345, 281] FontName "Helvetica" FontSize 10 TreatAsAtomicUnit on MinAlgLoopOccurrences off RTWSystemCode "Auto" Port { PortNumber 1 Name "Saturation - Output Held" RTWStorageClass "Auto" DataLoggingNameMode "SignalName" DataLoggingName "%" ShowSigGenPortName on } System { Name "Saturation between -0.75 and 0.75\nOutput hel" "d" Location [148, 182, 415, 317] Open off ModelBrowserVisibility off ModelBrowserWidth 200 ScreenColor "white" PaperOrientation "landscape" PaperPositionMode "auto" PaperType "usletter" PaperUnits "inches" ZoomFactor "100" Block { BlockType Inport Name "In" Position [25, 73, 55, 87] FontName "Helvetica" FontSize 10 Port "1" IconDisplay "Port number" LatchInput off } Block { BlockType EnablePort Name "Enable" Ports [] Position [30, 15, 50, 35] FontName "Helvetica" FontSize 10 } Block { BlockType Saturate Name "Saturation" Position [105, 65, 135, 95] FontName "Helvetica" FontSize 10 UpperLimit "0.75" LowerLimit "-0.75" } Block { BlockType Outport Name "Out" Position [195, 73, 225, 87] FontName "Helvetica" FontSize 10 IconDisplay "Port number" BusOutputAsStruct off } Line { SrcBlock "Saturation" SrcPort 1 DstBlock "Out" DstPort 1 } Line { SrcBlock "In" SrcPort 1 DstBlock "Saturation" DstPort 1 } } } Block { BlockType Scope Name "Scope" Ports [3] Position [550, 170, 585, 210] ShowName off StartFcn "open_system(gcbh)" FontName "Helvetica" FontSize 10 Location [706, 45, 1196, 746] Open off NumInputPorts "3" TickLabels "on" List { ListType AxesTitles axes1 "%" axes2 "%" axes3 "%" } TimeRange "10" YMin "-1.6~-0.1~-1.5" YMax "3.6~1.1~3.5" DataFormat "Structure" } Block { BlockType Sin Name "Sine Wave" Ports [0, 1] Position [15, 127, 40, 153] ShowName off FontName "Helvetica" FontSize 10 SineType "Time based" SampleTime "0" Port { PortNumber 1 Name "Sin Wave" RTWStorageClass "Auto" DataLoggingNameMode "SignalName" DataLoggingName "%" ShowSigGenPortName on } } Block { BlockType Sum Name "Sum" Ports [2, 1] Position [455, 80, 475, 100] ShowName off FontName "Helvetica" FontSize 10 IconShape "round" Inputs "++|" Port { PortNumber 1 Name "Output Reset" RTWStorageClass "Auto" DataLoggingNameMode "SignalName" DataLoggingName "%" ShowSigGenPortName on } } Block { BlockType Sum Name "Sum1" Ports [2, 1] Position [455, 260, 475, 280] ShowName off FontName "Helvetica" FontSize 10 IconShape "round" Inputs "|++" Port { PortNumber 1 Name "Output Held" RTWStorageClass "Auto" DataLoggingNameMode "SignalName" DataLoggingName "%" ShowSigGenPortName on } } Line { Name "Sin Wave" FontName "Helvetica" FontSize 9 SrcBlock "Sine Wave" SrcPort 1 Points [15, 0] Branch { Labels [1, 0] DstBlock "Abs\nOutput Reset" DstPort 1 } Branch { Points [0, -60] DstBlock "Mux" DstPort 1 } Branch { Points [0, 120] Branch { DstBlock "Saturation between -0.75 and 0.75\nOutput h" "eld" DstPort 1 } Branch { Points [0, 60; 345, 0; 0, -40] DstBlock "Mux1" DstPort 2 } } } Line { Name "Saturation - Output Held" FontName "Helvetica" FontSize 9 SrcBlock "Saturation between -0.75 and 0.75\nOutput held" SrcPort 1 DstBlock "Mux1" DstPort 1 } Line { SrcBlock "Logical\nOperator" SrcPort 1 DstBlock "Saturation between -0.75 and 0.75\nOutput held" DstPort enable } Line { SrcBlock "Constant" SrcPort 1 DstBlock "Sum" DstPort 1 } Line { SrcBlock "Mux" SrcPort 1 DstBlock "Sum" DstPort 2 } Line { SrcBlock "Abs\nOutput Reset" SrcPort 1 Points [50, 0; 0, -40] DstBlock "Mux" DstPort 2 } Line { Name "Output Reset" FontName "Helvetica" FontSize 9 Labels [0, 1] SrcBlock "Sum" SrcPort 1 Points [15, 0; 0, 85] DstBlock "Scope" DstPort 1 } Line { SrcBlock "Mux1" SrcPort 1 DstBlock "Sum1" DstPort 1 } Line { SrcBlock "Constant1" SrcPort 1 DstBlock "Sum1" DstPort 2 } Line { Name "Enable Signal" FontName "Helvetica" FontSize 9 Labels [0, 1] SrcBlock "Pulse\nGenerator" SrcPort 1 DstBlock "Data Type Conversion" DstPort 1 } Line { Name "Output Held" FontName "Helvetica" FontSize 9 Labels [0, 0] SrcBlock "Sum1" SrcPort 1 Points [15, 0; 0, -65] DstBlock "Scope" DstPort 3 } Line { SrcBlock "Data Type Conversion" SrcPort 1 Points [45, 0] Branch { DstBlock "Logical\nOperator" DstPort 1 } Branch { DstBlock "Abs\nOutput Reset" DstPort enable } Branch { DstBlock "Data Type Conversion1" DstPort 1 } } Line { SrcBlock "Data Type Conversion1" SrcPort 1 DstBlock "Scope" DstPort 2 } Annotation { Name "Enabled Subsystem Demonstration" Position [278, 17] FontName "Helvetica" FontSize 18 FontWeight "bold" } } }